Welcome to MJL Technology Ltd.
        homeSitemapKorean
About MJL Products & Solutions Support News & Press Careers Contact Us
 

 Telecommunications

 Logic Design

Product
MJL Dev Kits
MJL Stratix Dev. board
MJL Cyclone Dev. board
Device Families
FPGAs 
Embedded Processors
CPLDs
MAX II
MAX 3000A
Configuration Devices
Structured ASIC
Device Selection
Design Software
Intellectual Property
On-line Literature
Technical Support
University Program
Download Center
Training Information
FAQ
Altera 디지털 논리회로 디자인 교육 신청서
Altera Evaluation License 신청서
뉴스레터 신청하기
 

Electronic Component

 
 
누가 MJL에서 일하는가?왜 MJL인가?

  Home > Product & Solution > Logic Design > Device Families > MAX II

¡¡

"MAX II : The Lowest-Cost CPLD Ever"

Altera introduces the MAX¢ç II device family, the lowest-cost CPLDs ever. MAX II devices are based on a groundbreaking new CPLD architecture that delivers the lowest cost per I/O pin and the lowest power of any CPLD family. Featuring a low-power process technology, MAX II devices deliver half the cost, one-tenth the power, four times the density, and twice the performance of previous MAX devices.

This instant-on, non-volatile device family targets general-purpose, low-density logic applications. In addition to delivering the lowest cost for traditional CPLD designs, MAX II devices drive cost and power improvements to higher densities, enabling designers to use MAX II devices in place of higher-cost or higher-power FPGAs, ASSPs, and standard logic devices.

MAX II Device Family Advanced Features

MAX II devices enable a high level of functional integration to reduce system design costs. This section describes the advanced features found in MAX II devices.

Cost-Optimized Architecture
£­ Four times the density at half the price (compared to MAX 3000A devices)
£­ Architected for minimum die size, giving the industry lowest cost per I/O pin in the industry

Low Power
£­ One-tenth the power consumption (compared to 3.3-V MAX devices)
£­ 1.8-V core voltage for reduced power consumption & increased reliability

User Flash Memory
£­ Integrated user non-volatile flash memory block
£­ Reduces chip count by eliminating discrete non-volatile storage devices

Real-Time In-System Programmability (ISP)
£­ Capable of downloading a second design while the device is operational
£­ Reduces the cost of remote field updates

MultiVolt™ Core Flexibility
£­ On-chip voltage regulator accepts 3.3-V, 2.5-V, or 1.8-V supply
£­ Simplifies board design with fewer power rails

JTAG Translator
£­ Accesses the JTAG state machine to implement user functions in logic
£­ Improves configuration efficiency of non-JTAG-compliant flash devices on the board

I/O Capabilities
£­ MultiVolt I/O capability allows interface with devices at 1.5-V, 1.8-V, 2.5-V, or 3.3-V logic levels
£­ Schmitt triggers, programmable slew rate & programmable drive strength improve signal
     integrity

Easiest-to-Use Software
£­ Altera¡¯s no-cost Quartus¢ç II Web Edition software supports all MAX II devices and was
     designed in concert with MAX II devices to optimize pin-locked fitting & performance
£­ New MAX+PLUS¢ç II look-and-feel option in the Quartus II software enhances ease of use

MAX II Applications

MAX II devices target common control path applications, including:
£­ Power-up sequencing
£­ System configuration
£­ I/O expansion
£­ Interface bridging

Related Links

 You can find more detailed information on the Altera web

¡¡

 
¡¡
Welcome to MJL Technology Ltd.

Copyright (c) 2007 MJL Technology. All rights Reserved. Send e-mail to MJL